# CENTRAL FAX CENTER

No. 1196 P. 1

## JUN 2 7 2006

HEWLETT-PACKARD COMPANY
Intellectual Property Administration
P.O. Box 272400
Fort Collins, Colorado 80527-2400

PATENT APPLICATION

ATTORNEY DOCKET NO.	200311777-1

Inventor(s):

S. Brandon Keller et al.

Confirmation No.: 7814

Application No.: 10/803,693

Examiner: Phallaka Klk

Filing Date:

March 18, 2004

Group Art Unit: 2825

System and Method for Flattening Hierarchical Designs in VLSI Circuit Analysis Tools

Title:

Mall Stop Amendment Commissioner For Patents PO Box 1450 Alexandria, VA 22313-1450

### TRANSMITTAL LETTER FOR RESPONSE/AMENDMENT

No additional fee Other F								Fee	e\$		
	CLAIMS AS	AMENDE	D BY O	THER	THAN A	SMA	LL E	NTITY	<u> </u>		
(1) FOR	(2) CLAIMS REMAINING AFTER AMENDMENT	(3) NUMBER EXTRA	(4) HIGHEST NUMBER PREVIOUSLY PAID FOR		PRE	(5) (6) PRESENT RATE EXTRA			(7) ADDITIONAL FEES		
TOTAL CLAIMS	33	MINUS	33		=	0	х	\$50	\$	0	
INDEP. CLAIMS	6	MINUS	6			=	0	х	\$200	\$	0
	FIRST PRESENTATION	ON OF A MU	JLTIPLE	DEPE	NDENT CI	.AIM		+	\$360	\$	0
XTENSION FEE	st Month	2nd f	Month O		3rdMonth \$1020			4th Me \$1596		\$	0
								THE	RFEES	\$	

Cha required or credit any over payment to Deposit Account 08-2025 pursuant to 37 CFR 1.25. Additionally charge any fees to Deposit Account 08-2025 under 37 CFR 1.16 through 1.21 inclusive, and any other sections in Title 37 of the Code of Federal Regulations that may regulate fees. A duplicate copy of this sheet is enclosed.

I hereby certify that this paper is being transmitted to the Patent and Trademark Office facsimile number (671) 273-8300. Date of facsimile: June 27, 2006

Typed Name:

Danamraj hreen K

Signature:

Total Pages: 23 + 1

Respectfully submitted,

S. Brandon Keller et al.

\$hreen K. Danamraj

Attorney/Agent for Applicant(s)

Reg No.:

41,696

Date:

June 27, 2006

Telephone: (214)750-5666

Rev 10/05 (TransAmdFax)

## JUN 27 2006

PATENT APPLICATION DOCKET NO.: 200311777-1

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re patent application of:

Š

S. Brandon Keller et al.

S Confirmation No.: 7814

6

Appl. No.:

10/803,693

§ Art Unit: 2825

§

Filed:

March 18, 2004

S Examiner: Phallaka Kik

For: SYSTEM AND METHOD FOR FLATTENING HIERARCHICAL DESIGNS IN VLSI CIRCUIT ANALYSIS TOOLS

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 Certificate of Transmission Under 37 C.F.R. \$1.8

I hereby certify that this correspondence is being transmitted by facsimile to the United States Patent and Trademark Office on JUNE 27, 2006.

Shreen R. Danamraj

### RESPONSE

Dear Sir:

Responsive to the Office Action of March 27, 2006, the shortened statutory period for response thereto having been set to expire on June 27, 2006, reconsideration of the Action and allowance of the present application are respectfully requested and are believed to be appropriate in view of the following amendments and remarks: